Abstract-Irregular joint source and channel coding (JSCC) scheme is proposed, which we refer to as the irregular unary error correction (IrUEC) code. This code operates on the basis of a single irregular trellis, instead of employing a set of separate regular trellises, as in previous irregular trellis-based codes. Our irregular trellis is designed with consideration of the UEC free distance, which we characterize for the first time in this paper. We conceive the serial concatenation of the proposed IrUEC code with an irregular unity rate code (IrURC) code and propose a new EXtrinsic Information Transfer (EXIT) chart matching algorithm for parametrizing these codes. This facilitates the creation of a narrow EXIT tunnel at a low E b /N 0 value and provides near-capacity operation. Owing to this, our scheme is found to offer a low symbol error ratio (SER), which is within 0.4 dB of the discrete-input continuous-output memoryless channel (DCMC) capacity bound in a particular practical scenario, where gray-mapped quaternary phase shift keying (QPSK) modulation is employed for transmission over an uncorrelated narrowband Rayleigh-fading channel with an effective throughput of 0.508bit s −1 Hz −1 . Furthermore, the proposed IrUEC-IrURC scheme offers a SER performance gain of 0.8 dB, compared to the best of several regular and irregular separate source and channel coding (SSCC) benchmarkers, which is achieved without any increase in transmission energy, bandwidth, transmit duration, or decoding complexity.
I. INTRODUCTION

I
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near-capacity channel code. In this scenario, it is theoretically possible to reconstruct the source information with an infinitesimally low probability of error, provided that the transmission rate does not exceed the channel's capacity [4] . However, separate source-channel coding [4] is only capable of approaching the capacity in the general case by imposing both infinite complexity and infinite latency. For example, adaptive arithmetic coding [5] and Lempel-Ziv coding [6] are capable of encoding a sequence of symbols using a near-entropy number of bits per symbol. However, these schemes require both the transmitter and receiver to accurately estimate the occurrence probability of every symbol value that the source produces. In practice, the occurrence probability of rare symbol values can only be accurately estimated, if a sufficiently large number of symbols has been observed, hence potentially imposing an excessive latency. This motivates the design of universal codes, such as the Elias Gamma (EG) code [7] , which facilitate the binary encoding of symbols selected from infinite sets, without requiring any knowledge of the corresponding occurrence probabilities at either the transmitter or receiver. The H.264 video codec [8] employs the EG code and this may be concatenated with classic channel codes, such as a Convolutional Code (CC) to provide a separate error correction capability. Nevertheless, this SSCC typically suffers from a capacity loss, owing to the residual redundancy that is typically retained during EG encoding, which results in an average number of EG-encoded bits per symbol that exceeds the entropy of the symbols.
In order to exploit the residual redundancy and hence to achieve near-capacity operation, the classic SSCC schemes may be replaced by Joint Source and Channel Coding (JSCC) arrangements [9] in many applications. As we have previously demonstrated in [10, Fig. 1 ], the symbols that are EG encoded in H.264 are approximately zeta probability distributed [11] , resulting in most symbols having low values, but some rare symbols having values around 1000. Until recently, the decoding complexity of all previous JSCCs, such as Reversible Variable Length Codes (RVLCs) [12] and Variable Length Error Correction (VLEC) codes [13] , increased rapidly with the cardinality of the symbol set, so much so that it became excessive for the H.264 symbol probability distribution and asymptotically tending to infinity, when the cardinality is infinite.
Against this background, a novel JSCC scheme referred to as a Unary Error Correction (UEC) code [10] was proposed as the first JSCC that mitigates the capacity loss and incurs 0090-6778 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. only a moderate decoding complexity, even when the cardinality of the symbol set is infinite. In a particular practical scenario, an iteratively-decoded serial concatenation of the UEC code with an Irregular Unity Rate Code (IrURC) was shown to offer a 1.3 dB gain compared to a SSCC benchmarker, without incurring an increased transmission energy, duration, bandwidth or decoding complexity. Furthermore, this was achieved within 1.6 dB of the Quaternary Phase Shift Keying (QPSK)-modulated uncorrelated narrow band Rayleigh fading Discrete-input Continuous-output Memoryless Channel (DCMC) capacity bound.
In this paper, we will further exploit the properties of UEC codes in order to facilitate reliable operation even closer to the capacity bound. More specifically, we propose an Irregular Unary Error Correction (IrUEC) code, which extends the regular UEC of our previous work [10] . This IrUEC code employs different UEC parametrizations for the coding of different subsets of each message frame, in analogy with previous irregular codes, such as the IrURC [14] , the Irregular Convolutional Code (IrCC) [15] and the Irregular Variable Length Code (IrVLC) [16] . However This bit-by-bit IrUEC approach is facilitated by some particular properties of UEC codes, which grant some commonality to all UEC parametrizations. By exploiting this fine-grained control of the IrUEC irregularity, the IrUEC EXtrinsic Information Transfer (EXIT) function may be shaped to create a narrow, but marginally open EXIT chart tunnel. This implies that near-capacity operation is facilitated, according to the theoretical properties of EXIT charts [17] .
The rest of this paper is organized as follows. Section II describes a transmitter that serially concatenates the proposed IrUEC encoder with a IrURC encoder, while Section III describes the corresponding iterative receiver. The IrUEC encoder and decoder operate on the basis of our novel irregular trellis structure, which allows bit-level control of the irregular coding fractions. The free distance of UEC codes is quantified for the first time in Section IV, which proposes a novel lowcomplexity heuristic method conceived for this purpose. This is used for selecting a family of UEC trellis structures having a wide variety of EXIT function shapes. The resultant UEC trellis family maximises the design freedom for the IrUEC EXIT function and therefore has a general applicability for IrUEC codes used in diverse applications. Furthermore, for any particular application of an IrUEC code, we propose a double-sided EXIT chart matching algorithm for selecting the specific fraction of the frame that should be encoded using each IrUEC and IrURC trellis structure. This allows the EXIT functions of IrUEC and IrURC codes to be accurately shaped for closely matching each other, hence creating a narrow but marginally open EXIT chart tunnel. In Section V, the proposed IrUECIrURC scheme is compared to an irregular JSCC benchmarker, which is referred to as the EG-IrCC-IrURC scheme. The first version of this benchmarker employs the recursive systematic CCs that were originally recommended as IrCC component codes in [15] . However, we demonstrate that the systematic nature of these IrCC component codes results in a capacity loss. This motivates the employment of the second version of our EG-IrCC-IrURC benchmarker, which employs the recursive non-systematic CCs of [10] as the IrCC component codes. The simulation results of Section V show that in a particular practical scenario, the proposed IrUEC-IrURC scheme provides a 0.8 dB gain over the best SSCC benchmarker, while operating within 0.4 dB of the capacity bound. This is achieved without any increase in transmission energy, bandwidth, latency or decoding complexity. Finally, Section VI concludes the paper.
II. IRUEC-IRURC ENCODER
In this section, we introduce the transmitter of the proposed IrUEC-IrURC scheme of Fig. 1 Fig. 3(a) ]. In Section II-A and Section II-B, the two components of the IrUEC encoder in Fig. 1 , namely the unary encoder and the novel IrTrellis encoder are detailed. The IrURC encoder and the modulator are introduced in Section II-C.
A. Unary Encoder
The IrUEC encoder is designed for conveying a vector
comprising a number of symbols, as shown in Fig. 1 . The value of each symbol x i ∈ N 1 may be modeled by an Independent and Identically Distributed (IID) Random Variable (RV) X i , which adopts the value x with a probability of Pr(X i = x) = P(x), where N 1 = {1, 2, 3, . . . , ∞} is the infinite-cardinality set comprising all positive integers. Throughout this paper we assume that the symbol values obey a zeta probability distribution [11] , since this models the symbols produced by multimedia encoders, as described in Section I. The zeta probability distribution is defined as
where ζ(s) = x∈N 1 x −s is the Riemann zeta function, s > 1 parametrizes the zeta distribution and
is the probability of occurrence for the most frequently occurring symbol value, namely x = 1. Without loss of generality, Table I exemplifies the first ten symbol probabilities P(x i ) for a zeta distribution having the parameter p 1 = 0.797, which corresponds to s = 2.77 and was found in [10] to allow a fair comparison between unary-and EG-based schemes. Note that other p 1 values of 0.694, 0.8 and 0.9 have been investigated in [18] , [19] . In the situation where the symbols obey the zeta probability distribution of (1), the symbol entropy is given by
where H [ p] = p log 2 (1/ p) and ζ (s) = − x∈N 1 ln(x)x −s is the derivative of the Riemann zeta function.
As shown in Fig. 1 , the IrUEC encoder represents the source vector x using a unary encoder. More specifically, each symbol x i in the vector x is represented by a corresponding codeword y i that comprises x i bits, namely (x i − 1) binary ones followed by a zero, as exemplified in Table I . When the symbols adopt the zeta distribution of (1), the average unary codeword length l is only finite for s > 2 and hence for p 1 > 0.608 [10] , in which case we have
Note that for p 1 ≤ 0.608, our Elias Gamma Error Correction (EGEC) code of [19] may be employed in order to achieve a finite average codeword length, albeit at the cost of an increased complexity. In our future work, we will consider a novel Irregular EGEC code, which has a finite codeword length for 
B. IrTrellis Encoder
Following unary encoding, the IrTrellis encoder of Fig. 1 employs a single new irregular trellis to encode the bit vector y, rather than using a selection of separate trellis structures, as is necessary for the IrCC [15] , IrVLC [16] and IrURC [14] coding schemes. Our novel irregular trellis structure is facilitated by the properties of the generalised trellis structure of [10, Fig. 3(a) ], which was the basis of our previous work on regular UEC codes. This trellis structure is parametrized by an even number of states r and by the UEC codeword set C, which comprises r/2 binary codewords of a particular length n. Each bit y j of the unary-encoded bit sequence y = [y j ] b j=1 corresponds to a transition in the UEC trellis from the previous state m j−1 ∈ {1, 2, . . . , r } to the next state m j ∈ {1, 2, . . . , r }. Each next state m j is selected from two legitimate alternatives, depending both on the previous state m j−1 and on the bit value y j , according to [18, (3) ]. More specifically, regardless of how the UEC trellis is parametrized, a unary-coded bit of y j = 1 causes a transition towards state m j = r − 1 or r of the generalised UEC trellis of [10, Fig. 3(a) ], while the y j = 0-valued bit at the end of each unary codeword causes a transition to state m j = 1 or 2, depending on whether the current symbol x i has an odd or even index i.
This common feature of all UEC trellises maintains synchronisation with the unary codewords and allows the residual redundancy that remains following unary encoding to be explicated for error correction. Furthermore, this common treatment of the unary-encoded bits in y between all UEC trellises allows them to merge in order to form our novel irregular trellis. More specifically, our novel irregular trellis can be seen as concatenation of a number of individual UEC trellis structures with different numbers of states r and different codeword sets C. By contrast, CCs, Variable Length Codes (VLCs) and URC codes having different parametrizations do not generally exhibit the required similarity in their trellises. More specifically, the final state of a particular component encoder has no specific relationship with the initial state of the subsequent component encoder, hence preventing their amalgamation into IrCC, IrVLC and IrURC trellises, respectively.
The IrTrellis encoder of Fig. 1 encodes the b-bit unaryencoded bit sequence y = [y j ] b j=1 using an irregular trellis that is obtained by concatenating b number of regular UEC trellis structures. The proposed IrTrellis can be constructed using diverse combinations of component regular UEC trellises, having any parametrization. However, the component regular trellises may be strategically selected in order to carefully shape the EXIT function of the IrUEC code, for the sake of producing a narrow EXIT chart tunnel and for facilitating near-capacity operation, as it will be detailed in Section IV. Without loss of generality, Fig. 1 provides an example of the irregular trellis for the example scenario where we have b = 7. Each bit y j in the vector y is encoded using the corresponding one of these b trellis structures, which is parametrized by an even number of states r j and the codeword set C j = {c }, which comprises r j /2 binary codewords of a particular length n j . Note that successive trellis structures can have different numbers of states, subject to the constraint r j ≤ r j−1 + 2, as it will be demonstrated in the following discussions. Note that this constraint does not restrict the generality of the IrUEC trellis, since the IrUEC EXIT function shape is independent of the ordering of the component trellis structures.
As in the regular UEC trellis of [10] , the encoding process always emerges from the state m 0 = 1. The unary-encoded bits of y are considered in order of increasing index j and each bit y j causes the novel IrTrellis to traverse from the previous state m j−1 ∈ {1, 2, . . . , r j−1 } to the next state m j ∈ {1, 2, . . . , r j }, which is selected from two legitimate alternatives. More specifically,
where the function odd(·) yields 1 if the operand is odd or 0 if it is even. Note that the next state m j in the irregular trellis is confined by the number of states r j in the corresponding trellis structure, rather than by a constant number of states r , as in the regular UEC trellis of [10] . In this way, the bit sequence y identifies a path through the single irregular trellis, which may be represented by a vector m = [m j ] b j=0 comprising b + 1 state values. As in the regular UEC trellis of [10] , the transitions of the proposed irregular trellis are synchronous with the unary codewords of Table I . More specifically, just as each symbol x i in the vector x corresponds to an x i -bit codeword y i in the vector y, the symbol x i also corresponds to a section m i of the trellis path m comprising x i transitions between (x i + 1) states. Owing to this, the path m is guaranteed to terminate in the state m b = 1, when the symbol vector x has an even length a, while m b = 2 is guaranteed when a is odd [10] . Note that the example unary-encoded bit sequence y = (4), and all the transitions can be categorised into four types, as illustrated in [10, (8) ]. Owing to this, the probability of a transition P(m j , m j−1 ) in the irregular trellis is associated with the transition probabilities Pr( (5), shown at the bottom of the page. Note that these
2. An example of the proposed irregular UEC trellis, which is obtained by amalgamating seven different UEC trellises. Here, the component UEC codebooks
, 000, 000}, C 4 = {00, 01}, C 5 = {000, 011}, C 6 = {000, 011} and C 7 = {0000} are employed.
transition probabilities are generalized, allow their application to any IrUEC trellis and to any source probability distribution P(x). Similar to the regular UEC trellis encoder, the proposed IrTrellis encoder represents each bit y j in the vector y by a codeword z j comprising n j bits. This is selected from the corresponding set of r j /2 codewords C j = {c 
Finally, the selected codewords are concatenated to obtain the bit vector z = [z k ] bn k=1 of Fig 
Owing to this, in contrast to some of the benchmarkers to be considered in Section V, the proposed IrUEC scheme of Fig. 1 does not suffer from additional capacity loss.
We assume that each of the b trellis structures in the proposed irregular UEC trellis is selected from a set of S component UEC trellis structures {UEC s } S s=1 , corresponding to a set of S component codebooks {C s } S s=1 . More specifically, we assume that each codebook C s is employed for generating a particular fraction α s of the bits in z, where we have
Here, the number of bits generated using the codebook C s is given by bn · α s . We will in Section IV show that the fractions α = {α s } S s=1 may be designed in order to appropriately shape the IrUEC EXIT function. Moreover, the IrUEC coding rate is given by R IrUEC = S s=1 α s · R UEC s , where the corresponding coding rate R UEC s of the regular UEC s code depends on the codebook C s and is given by [10, Eq. (11)].
C. IrURC Encoder and Modulator
As shown in Fig. 1 , the IrUEC-encoded bit sequence z is interleaved in the block π 1 in order to obtain the bit vector v, which is encoded by an IrURC encoder [14] , [20] comprising T component URC codes {URC t } T t=1 . Unlike our IrUEC code, each component URC code URC t of the IrURC code employs a separate trellis structure. This is necessary, since the final state of each component URC code has no relation to the initial state of the subsequent component URC code, as described in Section II-B. Therefore, the interleaved IrURC-encoded bit vector u is decomposed into T sub-vectors {u t } T t=1 , each having a length given by bn · β t , where β t represents the specific fraction of the bits in v that are encoded by the component URC t code, which obeys T t=1 β t = 1. In Section IV, we also show that the fractions β = {β t } T t=1 may be designed in order to shape the IrURC EXIT function.
In common with each of its T number of component URC codes, the IrURC code has a coding rate of R IrURC = 1, regardless of the particular irregular code design. Owing to this, each of the T number of binary sub-vectors {v t } T t=1 that result from IrURC encoding has the same length as the corresponding subvector u t . The set of these sub-vectors {v t } T t=1 are concatenated to obtain the bit-vector v, which comprises bn bits.
Finally, the IrURC-encoded bit vector v is interleaved by π 2 in order to obtain the bit vector w, which is modulated onto the uncorrelated non-dispersive Rayleigh fading channel using Gray-mapped QPSK. The overall effective throughput of the proposed scheme is given by η = R IrUEC · R IrURC · log 2 (M), where we have M = 4 for QPSK.
III. IRUEC-IRURC DECODER
In this section, we introduce the receiver of the proposed IrUEC-IrURC scheme shown in Fig. 1 . In analogy with the IrURC encoder, the IrURC decoder employs T number of component URC decoders {URC t } T t=1 , each having a distinct independent trellis structure. By contrast, the IrUEC employs a unary decoder and a novel IrTrellis decoder relying on a single irregular trellis. In Section III-A, the demodulator and the iterative operation of the IrURC and IrUEC decoders will be discussed, while in Sections III-B and III-C we will detail the internal operation of two components of the IrUEC decoder, namely of the IrTrellis decoder and of the unary decoder, respectively.
A. Demodulator and Iterative Decoding
As shown in Fig. 1 , QPSK demodulation is employed by the receiver in order to obtain the vectorw of Logarithmic Likelihood Ratios (LLRs), which pertain to the bits in the vector w. This vector is deinterleaved by π −1 2 for the sake of obtaining the LLR vectorṽ, which is decomposed into the T sub-vectors {ṽ t } T t=1 that have the same lengths as the corresponding sub-vectors of {v t } T t=1 . Here, we assume that a small amount of side information is used for reliably conveying the lengths of all vectors in the IrUEC-IrURC transmitter to the receiver. The sub-vectors {ṽ t } T t=1 are then input to the corresponding component URC decoders {URC t } T t=1 of the IrURC decoder.
Following this, iterative exchanges of the vectors of extrinsic LLRs [21] commences between the Soft-Input Soft-Output (SISO) IrUEC and IrURC decoders. In Fig. 1 , the notationũ andz represent vectors of LLRs pertaining to the bit vectors u and z, which are related to the inner IrURC decoder and the outer IrUEC decoder, respectively. Additionally, a subscript of this notation denotes the dedicated role of the LLRs, with a, e and p indicating a priori, extrinsic and a posteriori LLRs, respectively.
At the beginning of iterative decoding, the a priori LLR vectorũ a is initialised with a vector of zeros, having the same length as the corresponding bit vector u. As shown in the IrURC decoder of Fig. 1 by employing the logarithmic Bahl-Cocke-JelinekRaviv (BCJR) algorithm [22] . These vectors are combined for forming the extrinsic LLR vectorũ e that pertains to the vector u, which is sequentially deinterleaved by the block π −1 1 in order to obtain the a priori LLR vectorz a that pertains to the bit vector z. Similarly, the IrTrellis decoder is provided with the a priori LLR vectorz a and generates the vector of extrinsic LLRsz e , which are interleaved in the block π 1 to obtain the a priori LLR vectorũ a that is provided for the next iteration of the IrURC decoder.
B. IrTrellis Decoder
As discussed in Section II, our IrUEC code employs a novel bit-based irregular trellis, while the IrURC code employs a selection of independent trellises. The novel IrTrellis decoder within the IrUEC decoder applies the BCJR algorithm to the irregular trellis. The synchronization between the novel irregular trellis and the unary codewords is exploited during the BCJR algorithm's γ t calculation of [22, (9) ]. This employs the conditional transition probability Pr(M j = m j |M j−1 = m j−1 ), where we have
and P(m j , m j−1 ) is given in (5) . Note that the IrUEC decoder will have an EXIT function [23] that reaches the (1, 1) point of perfect convergence to an infinitesimally low Symbol Error Ratio (SER), provided that all component codebooks in the set {C s } S s=1 have a free distance of at least 2 [24] , as characterised in Section IV. Since the combination of the IrURC decoder and demodulator will also have an EXIT curve that reaches the (1, 1) point in the top right corner of the EXIT chart, iterative decoding convergence towards the Maximum Likelihood (ML) performance is facilitated [25] . At this point, the IrTrellis decoder may invoke the BCJR algorithm for generating the vector of a posteriori LLRsỹ p that pertain to the corresponding bits in the vector y.
C. Unary Decoder
As described in [10] , the unary decoder of Fig. 1 sorts the values in the LLR vectorỹ p in order to identify the a number of bits in the vector y that are most likely to have values of zero. A hard decision vectorŷ is then obtained by setting the value of these bits to zero and the value of all other bits to one. Finally, the bit vectorŷ can be unary decoded in order to obtain the symbol vectorx of Fig. 1 , which is guaranteed to comprise a number of symbols.
IV. ALGORITHM FOR THE PARAMETRIZATION OF THE
IRUEC-IRURC SCHEME
The performance of the IrUEC-IrURC scheme depends on how well it is parametrized. A good parametrization is one that Fig. 3 . The legitimate paths through the first three stages in UEC trellis having the codewords C = {000, 011}.
results in a narrow but still open EXIT chart tunnel, although achieving this requires a high degree of design freedom, when shaping the IrUEC and IrURC EXIT functions. Therefore, we begin in Section IV-A by characterising the free distance property of the UEC codes and selecting a set of UEC component codes having a wide variety of different inverted EXIT function shapes. This maximises the degree of freedom that is afforded, when matching the IrUEC EXIT function to that of the IrURC code. In Section IV-B, we propose a novel extension to the double-sided EXIT chart matching algorithm of [14] , which we employ for jointly matching the EXIT functions of the IrUEC and the IrURC codes. However, in contrast to the algorithm of [14] , which does not allow a particular coding rate to be targeted for the IrUEC-IrURC scheme, our algorithm designs both the fractions α and β to achieve a particular target coding rate. In Section V, this will be exploited to facilitate a fair comparison with benchmarkers having particular coding rates.
A. Design of UEC Component Codes
Since an r -state n-bit UEC code is parametrized by a codebook set C comprising r/2 number of codewords each having n bits, there are a total of 2 n·r/2 number of candidates for C. It is neither possible nor necessary to employ all these 2 n·r/2 codebooks as the component codes in our IrUEC code, because some of the codebooks will have identical or similar inverted EXIT function shapes, offering no additional degree of freedom, when performing EXIT chart matching. Therefore, it is desirable to eliminate these candidate codebooks.
The generalised UEC trellis structure associated with the codebook C = {c 1 , c 2 , . . . , c r/2−1 , c r/2 } is depicted in [10, Fig. 3(a) ]. Note that the upper half and the lower half of the trellis is symmetrical in terms of the output codewords z j generated in response to a given input bit value y j , as shown in (6). More specifically, for the states in the upper half of the trellis, the output codewords z j are selected from the codebook C when y j = 0, while the codewords from its complementary codebook C = {c 1 , c 2 , . . . , c r/2−1 , c r/2 } are selected when y j = 1. For the states in the lower half of the trellis, the output codewords z j are selected from the codebook C when y j = 1 and from the complementary codebook C when y j = 0. Intuitively, if any particular subset of the n bits at the same positions within each codeword of C are inverted, this would not change the distance properties of the output bit vector z, hence resulting in an identical inverted EXIT function. For example, inverting the first bit of each codeword in the codebook C 0 = {00, 01} will give a new codebook C 1 = {10, 11} having an identical EXIT function. Likewise, inverting both bits of the codewords in C 0 will give C 2 = {11, 10}, which also has an identical EXIT function. Similarly, swapping any pair of the n bits at the same positions between each pair of codewords will not affect the distance properties or the shape of the inverted EXIT function either. For example, swapping the two bits in the codebook C 0 results in a new codebook C 3 = {00, 10}, having an identical inverted UEC EXIT function shape. Therefore, each of these four codebooks, C 0 , C 1 , C 2 and C 3 , as well as their conversions created by bit-inversion and swapping, have identical inverted EXIT functions. Consequently, all but one of these codebooks can be eliminated as candidates for the sake of reducing the complexity of EXIT chart matching.
The number of candidate UEC codebooks may be further reduced by characterising their free distance properties. Since no analytic method has been developed for calculating the free distance d f of a UEC code, we propose a heuristic method for obtaining an approximate measure of d f . The free distance represents the minimum distance between any pair of encoded bit vectors produced by different paths through the trellis. The total number of possible pairings of paths emerging from a particular state in a UEC trellis of length b is given by 2 b−1 (2 b − 1), which grows exponentially. However, considering the symmetry of a regular UEC trellis, it is possible to use a step-by-step directed search for determining the free distance, rather than using a brute force exhaustive search. Note that in the regular UEC trellis as generalised in [10, Fig. 3(a) . By exploiting this observation, the free distance d f can be obtained by computing the Hamming Distance(HD) between each pair of paths and then selecting the pair having the minimum HD, whenever two paths merge at a particular state in the trellis.
When the bit sequence length considered satisfies b > r/2, the paths form complete trellis stages, as exemplified in Fig. 3 . Therefore, in order to reduce the search complexity, we consider all permutations of the b-bit unary-encoded vector y bit-by-bit, considering all paths that emerge from state m 0 = 1 and terminate at each particular state m b = 1, 2, . . . , r , on a step-by-step basis. Owing to this, the approximate free distance d f calculated using our method converges to the true free distance, as the lengths of the paths considered are extended towards infinity. In our experiments, we considered bit vector lengths of up to b = 10r . In all cases, we found that the free distance has converged before that point, regardless of how the UEC code is parametrised, owing to the common features of all UEC codes described in Section II-B."
For example, Fig. 3 shows all of the legitimate paths through an r = 4-state trellis employing the codebook C = {000, 011} that may be caused by the first three bits in a bit vector y = {y j } b j=1 , having a length b > 3. Particularly, the minimum HD d 1 2,3 between states m 1 = 2 and m 1 = 3 is given by d 1 2,3 = d 0 1,1 + h(111, 000) = 3. Since there are no legitimate paths leading to the states m 1 = 1 or m 1 = 4, we do not update the associated distances, as shown in Fig. 3 2 3,4 + h(011, 100)) = 4. Once the forward recursion has considered a sufficient number of trellis stages for min(d
Our set of candidate component UEC codes was further reduced by considering their free distances. More specifically, in order to achieve a wide variety of EXIT function shapes, we retained only UEC codebooks having the maximal or minimal free distances for each combination of n ∈ {2, 3, 4} and r ∈ {2, 4}, where a free distance of 3 is the minimal value that facilitates convergence to the (1, 1) point [24] and avoids an error floor. We drew the EXIT functions for all remaining candidate component UEC codes and selected the five codebooks offering the largest variety of EXIT function shapes, as listed in Table II . Our experiments revealed that only insignificant EXIT function shape variations are obtained, when considering more than r = 4 states. Without loss of generality, our irregular trellis example of Fig. 2 is constructed by concatenating the five UEC codebooks of Table II. In the following simulations, we will consider irregular trellises that are constructed using these Table II , when extended to r = 10 states codebooks, and when the symbol values obey a zeta probability distribution having the parameter value p 1 = 0.797.
codebooks. However, the number of states r employed by our five UEC component codes can be optionally and independently increased in the receiver, in order to facilitate nearer-to-capacity operation at the cost of an increased decoding complexity [10] . This is achieved by repeating the last element in the codebook. For example, while the transmitter may use the codebook C = {00, 01}, the receiver may extend this to the r = 10-state codebook C = {00, 01, 01, 01, 01}. Fig. 4 plots the inverted EXIT functions of the component UEC codes {UEC s } 5 s=1 , when extended to r = 10 states. Note that, similar to the IrURC EXIT function, the composite IrUEC EXIT function f IrUEC is given as a weighted average of the component EXIT functions
, where we have
B. Double-Sided EXIT Chart Matching Algorithm
The sixth column of Table III provides the specific E b /N 0 values, where the DCMC capacity becomes equal to the throughput η of each scheme considered. These E b /N 0 values represent the capacity bound, above which it is theoretically possible to achieve reliable communication. Note that the capacity bound is a function of the overall effective throughput η of the proposed IrUEC scheme, as described in Section II-C. In turn, the overall effective throughput η depends on the IrUEC coding rate R IrUEC , which depends on the entropy of the zeta distribution H X , as described in Section II-A. In order to facilitate the creation of an open EXIT chart tunnel, it is necessary, but not sufficient, for the area A o beneath the inverted outer EXIT function to exceed the area A i beneath the inner EXIT function [17] . Therefore, the area bound provides the E b /N 0 values where we have A o = A i , which would theoretically allow the creation of an open EXIT chart tunnel [27] , if the outer and inner EXIT functions were shaped to match each other. Here, A o and A i are the areas beneath the outer and inner EXIT functions, respectively. Depending on how well the EXIT functions match each other, a narrow but open EXIT chart tunnel can only be created at a specific E b /N 0 value, which we refer to as the tunnel bound. Based on these observations, the E b /N 0 difference between the capacity bound and the area bound quantifies the capacity loss that is mitigated by JSCC, while the difference between the area bound and the tunnel bound quantifies the capacity loss that is mitigated by irregular coding [28] . Based on this observation, our doublesided EXIT chart matching algorithm may be iteratively applied in order to match a pair of composite outer and inner EXIT functions, which are formed as a combination of S component UEC EXIT functions and T constituent URC EXIT functions, where the latter depend on the E b /N 0 value of the channel.
In this way, a narrow but open EXIT chart tunnel between the inverted IrUEC EXIT function and the inner IrURC EXIT function may be created at E b /N 0 values that approach the capacity and area bounds, hence avoiding capacity loss and facilitating near-capacity operation.
As depicted in the data-flow diagram of Fig. 5 , the algorithm commences by selecting the fractions α, in order to yield an IrUEC code design having a particular coding rate R IrUEC and a composite IrUEC EXIT function that is shaped to match the average of T URC EXIT functions that correspond to a particular E b /N 0 value. The technique of [14] may be employed for selecting the fractions β, in order to yield a composite IrURC EXIT function that is shaped to match that of the IrUEC code. Following this, the algorithm alternates between the matching of the composite IrUEC EXIT function to the composite IrURC EXIT function and vice versa, as shown in Fig. 5 . In order to facilitate near-capacity operation, we use a 0.1 dB E b /N 0 decrement per iteration for the component URC EXIT functions, when designing the fractions β for the IrURC code, until we find the lowest E b /N 0 value that achieves a marginally open EXIT tunnel. Note that the double-sided EXIT chart matching algorithm allows the design of an IrUEC code having a specific coding rate R IrUEC . This enables us to design the IrUEC code to have a coding rate of R IrUEC = 0.254, which provides a fair performance comparison with the regular UEC-IrURC scheme of [10] and with other benchmarkers, as detailed in Section V. More specifically, this results in the same overall effective throughput of η = R IrUEC · R IrURC · log 2 (M) = 0.508 bit/s/Hz, as listed in Table III. For the IrURC encoder, we employ the T = 10-component URC codes {URC t } 10 t=1 of [20] , [29] . After running the doublesided EXIT chart matching algorithm of Fig. 5 until the E b /N 0 value cannot be reduced any further without closing the EXIT chart tunnel, the composite EXIT functions of the IrUEC and IrURC schemes are obtained, as depicted in Fig. 6(a) . Here, the E b /N 0 value is 0.3 dB, which is 0.35 dB away from the DCMC capacity bound of −0.05 dB and was found to be the lowest one that creates an open EXIT chart tunnel. More specifically, the fractions of the bit vector z that are generated by the constituent UEC codes 
V. BENCHMARKERS AND SIMULATIONS
In this section, we compare the SER performance of the proposed IrUEC-IrURC scheme of Fig. 1 to that of various SSCC and JSCC benchmarkers. As mentioned in Section IV, the proposed IrUEC-IrURC scheme and all benchmarkers are designed to have the same effective overall throughput of [10] . Furthermore, a new benchmarker is created by replacing the unary encoder and the IrTrellis encoder in the transmitter of Fig. 1 with an EG encoder and an IrCC encoder, respectively. This results in the SSCC benchmarker of Fig. 7 , which we refer to as the EGIrCC-IrURC scheme. Table I shows the first ten codewords of the EG code, which are used for encoding the symbol vector x.
As in the IrUEC-IrURC scheme, the bit vector y output by the EG encoder may be modeled as a realization of vector Y = [Y j ] b j=1 having binary RVs. However, as observed in [10] , these RVs do not adopt equiprobable values Pr(Y j = 0) = Pr(Y j = 1), hence giving a less than unity value for the corresponding bit entropy H Y j . Similarly, the bit vector z of Fig. 7 may be modeled as a particular realization of a vector
comprising bn binary RVs. Each binary RV Z k adopts the values 0 and 1 with the probabilities Pr(Z k = 0) and Pr(Z k = 1) respectively, corresponding to a bit entropy of H Z k . In the case where the IrCC code employs systematic component codes, the bits of y having the entropy H Y j < 1 will appear in z, resulting in a bit entropy of H Z k < 1. However, a bit entropy of H Z k < 1 is associated with a capacity loss, as described in [10] .
Hence, for the sake of avoiding any capacity loss, it is necessary to use non-systematic recursive component codes, so that the bits in the resultant encoded vector z have equiprobable values [10] . In order to demonstrate this, we introduce two versions of the EG-IrCC-IrURC benchmarker. Firstly, the N = 13 recursive systematic component CC codes [15] {CC s sys } 13 s=1 that were originally proposed for IrCC encoding are adopted in the EG-IrCC-IrURC encoder, as it will be described in Section V-A. Secondly, Section V-B employs the S = 11 non-systematic recursive CC codebooks {CC proposed in [20] , in order to offer an improved version of the EG-IrCC benchmarker. Meanwhile, the 10 component URC codebooks {URC t } 10 t=1 employed by the IrURC encoder in both versions of the benchmarker of Fig. 7 are identical to those in the IrURC encoder of Fig. 1 .
A. Recursive Systematic Component CC Codes
The recursive systematic CC codes {CC s sys } 13 s=1 employed in [15] were designed to have coding rates of R CC s sys ∈ {0.1, 0.15, . . . , 0.65, 0.7}. However, since the EG-encoded bits in the vector y are not equiprobable, none of the systematic bits in the bit vector z will be equiprobable either. As a result, the coding rate R ) in the EXIT chart [30] . The composite IrCC EXIT function will converge to a point (H IrCC
where H IrCC 
Since the vector z is interleaved to generate the bit vector u as the input of the IrURC encoder, the IrURC EXIT function will also converge to (H IrCC
). However, this presents a particular challenge, when parametrizing the fractions α and β of the EG-IrCC(sys)-IrURC scheme. More specifically, the fractions α vary as our double-sided EXIT chart matching algorithm progresses, causing the entropy H IrCC Z k to vary as well. This in turn causes the IrURC EXIT function to vary, creating a cyclical dependency that cannot be readily resolved. More specifically, the fractions α must be selected to shape the EG-IrCC EXIT function so that it matches the IrURC EXIT function, but the IrURC EXIT function depends on the fractions α selected for the EG-IrCC EXIT function.
Owing to this, we design the fractions α and β by assuming that the bits of y are equiprobable and by plotting the inverted EXIT functions for the S = 13 recursive systematic CC codes accordingly, giving convergence to the (1, 1) point in Fig. 6(b) . Then we invoke our double-sided EXIT matching algorithm to design the fractions α and β for the IrCC(sys) and IrURC codes, which we apply to the EG-IrCC(sys)-IrURC scheme. For the case where the bits of the vector y have the non-equiprobable values that result from EG encoding, the composite EXIT functions are shown in Fig. 6(b) . Here, the effective throughput is η = 0.508 bit/s/Hz and the E b /N 0 value is 2.0 dB, which is the lowest value for which an open EXIT chart tunnel can be created. This E b /N 0 tunnel bound is 2.05 dB away from the DCMC capacity bound of −0.05 dB, owing to the above-mentioned capacity loss. Furthermore, the EG-IrCC(sys)-IrURC scheme has an area bound of 1.72 dB, which corresponds to a capacity loss of 1.77 dB, relative to the capacity bound. The designed fractions for the EG- 
B. Recursive Non-Systematic Component CC Codes
In order to avoid the capacity loss introduced by the recursive systematic CC codes, we advocate the recursive non-systematic CC codebooks {CC s ns } 11 s=1 , which are described by the generator and feedback polynomials provided in [10, Table II ]. More specifically, of the 12 codes presented in [10, Table II] , we use all but the r = 2, n = 2 code, for the sake of avoiding an error floor. These recursive non-systematic CC codes attain the optimal distance properties [31] subject to the constraint of producing equiprobable bits Pr(Z j = 0) = Pr(Z j = 1), which is necessary for avoiding any capacity loss. The inverted EXIT functions are plotted in Fig. 8 .
For the sake of a fair comparison, we apply the doublesided EXIT chart matching algorithm of Table III , this E b /N 0 tunnel bound is just 1.15 dB away from the DCMC capacity bound of −0.05 dB. This improvement relative to the EG-IrCC(sys)-IrURC scheme may be attributed to the non-systematic nature of the EGIrCC(nonsys)-IrURC scheme, which has reduced the capacity loss to 1.07 dB, as quantified by considering the difference between the E b /N 0 area bound of 1.02 dB and the capacity bound.
C. Parallel Component UEC Codes
In order to make a comprehensive comparison, we also consider a Parallel IrUEC-IrURC scheme. As shown in Fig. 9 , this scheme employs a parallel concatenation of S number of separate UEC trellis encoders to encode the bit vector y, in analogy with the structure of the EG-IrCC scheme. More specifically, the component UEC codes of the Parallel IrUEC encoder are selected from the five constituent codes provided in Table II, while Table III , hence resulting in a degraded SER performance. However, if the frame length a was orders of magnitude higher, the difference between the symbolbased and bit-based segmentations of the bit vector y would become insignificantly small. As a result, a similar SER performance may be expected for the parallel IrUEC scheme in this case. In the following section, we will compare the performances of the Parallel IrUEC and the proposed IrUEC schemes, using different values for the frame length a.
D. SER Results
The SER performance of the IrUEC-IrURC, the EGIrCC(sys)-IrURC and the EG-IrCC(nonsys)-IrURC, UECIrURC and EG-CC-IrURC schemes is characterised in Fig. 10 . In each case, the source symbol sequence x comprises a = 10 4 symbols, the values of which obey a zeta distribution having a parameter value of p 1 = 0.797. As shown above, the parametrizations of the irregular codes in each scheme are designed to achieve the closest possible matching of EXIT charts, while giving the same overall effective throughput of η = 0.508 bit/s/Hz. Transmission is performed over a Graycoded QPSK-modulated uncorrelated narrowband Rayleigh fading channel, resulting in the DCMC capacity bound of −0.05 dB. We select two parametrizations of the schemes in [10] to create two of our four benchmarkers, namely the r = 4-state UEC-IrURC and the r = 4-state EG-CC-IrURC schemes. Note that the r = 4-state EG-CC-IrURC scheme was found to outperform other parametrizations of the same scheme having higher number of states, owing to its superior EXIT chart matching accordingly. With the same effective throughput η, a fair comparison is provided between our proposed IrUEC-IrURC scheme and the four benchmarkers.
Note that the practical implementation of the time-variant IrTrellis used in our IrUEC-IrURC scheme follows the same principles as the parallel time-invariant trellises of the benchmarker schemes, such as the EG-IrCC-IrURC scheme and the regular UEC-IrURC scheme. Once the irregular coding fractions have been determined, the specific portions of message that should be encoded and decoded by the corresponding trellises are also determined. In both time-variant and parallel time-invariant trellises, the hardware is required to support different trellis structures, which may be implemented by appropriately changing the connections among the states of a single hardware implementation of a trellis. Although the proposed time-invariant trellis has some peculiarities at the interface between its different sections, these can also be implemented using the same hardware at either side of the interface. As an example platform for hardware implementation, the computation unit of [32] performs one ACS arithmetic operation per clock cycle, which are the fundamental operations used in BCJR decoders [18] . Therefore, the implementational complexity depends only on the computational complexity, as quantified per decoding iteration in Table III . Since a common computational complexity limit is used in our comparisons of the various schemes, they can be deemed to have the same implementational complexity. Although the routing and control of the proposed IrTrellis may be expected to be more complicated than in the parallel time-invariant trellises of the benchmarkers, it may be expected that the associated overhead is negligible compared to the overall implementational complexity.
As shown in Table III , our IrUEC-IrURC scheme imposes a complexity of 258 ACS operations per iteration per bit, when employing r = 10 states for each component UEC code in the IrTrellis decoder. We also consider alternative parametrizations of our IrUEC-IrURC scheme, which employ an IrTrellis having fewer states, in order to achieve lower complexities. The IrUEC(med)-IrURC scheme relies on r = 6 trellis states for different stages of the IrTrellis, which results in a total complexity of 192 ACS operations per iteration per bit. This matches that of the UEC-IrURC benchmarker. At the same time, the IrUEC(low)-IrURC scheme employs the minimal number of states for each stage of the IrTrellis, namely either r = 4 states, as listed in Table II , hence resulting in a complexity of 157 ACS operations per iteration per bit.
During the simulation of each scheme, we recorded both the SER and the complexity incurred after each decoding iteration, resulting in a 3D plot of SER versus E b /N 0 and versus complexity. Fig. 10 presents 2D plots of SER versus E b /N 0 relationship, which were obtained by slicing through these 3D plots at a particular complexity. More specifically, we select the complexity limits of 10, 000 and 5, 000 ACS operations per iteration per bit in Fig. 10(b) and (c), respectively. Meanwhile, Fig.10 (a) characterizes the SER performance achieved after iterative decoding convergence, regardless of the complexity.
As shown in Table III , the proposed IrUEC-IrURC scheme has an area bound of 0.21 dB, which is the E b /N 0 value where the area A o beneath the inverted IrUEC EXIT function equals that beneath the IrURC EXIT function. Although the UECIrURC benchmarker has a similar area bound of E b /N 0 = 0.49 dB, it has an inferior EXIT chart matching capability owing to its employment of regular UEC constituent codes. By contrast, the employment of two irregular codes in the proposed IrUEC-IrURC scheme facilitates an open EXIT chart tunnel at an E b /N 0 value of 0.3 dB, which is 1.4 dB lower than the open tunnel bound of the UEC-IrURC benchmarker. Note that the area and tunnel bounds are degraded in the context of the lower complexity versions of the proposed IrUEC-IrURC scheme, which have fewer states in the IrTrellis. This may be explained by the increased capacity loss encountered when the number of UEC states is reduced [10] . Note however that even with a reduced complexity, the proposed IrUEC-IrURC scheme tends to exhibit superior area and tunnel bounds, when compared to the EG-IrCC-IrURC and EG-CC-IrURC benchmarkers, as shown in Table III . This may be attributed to the large capacity loss that is associated with SSCC scheme [10] . Fig. 10 demonstrates that our proposed IrUEC-IrURC scheme has a superior SER performance compared to all other benchmarkers, regardless of which complexity limit is selected in this particular scenario. For example, as shown in Fig. 10(a) , our IrUEC-IrURC scheme facilitates operation within 0.4 dB of the capacity bound, offering a 0.8 dB gain compared to the EGIrCC(nonsys)-IrURC scheme, which is the best-performing of the SSCC benchmarkers. This is achieved without any increase in transmission energy, bandwidth, transmit duration or decoding complexity. Note that the EG-IrCC(nonsys)-IrURC benchmarker offers a 0.9 dB gain over the EG-IrCC(sys)-IrURC benchmarker, which is owing to the capacity loss that is associated with systematic IrCC component codes. As expected, the reduced complexity versions of the proposed IrUEC-IrURC scheme exhibit a degraded SER performance. However, the IrUEC(low)-IrURC scheme can be seen to offer up to 0.5 dB gain over the UEC-IrURC benchmarker, which has a close decoding complexity per bit per iteration. Since the Parallel IrUEC-IrURC scheme can only provide a symbol-level control of the irregular coding fractions, the EXIT chart tunnel is not guaranteed to be open at low E b /N 0 values. As a result, Fig. 11 shows that the Parallel IrUEC-IrURC scheme of Fig. 9 performs relatively poorly compared to the proposed IrUECIrURC scheme, particularly when the frame length has values of a = 10 2 and a = 10 3 symbols. Note that this performance gain offered by the proposed scheme is obtained without imposing any additional decoding complexity and without requiring any additional transmission-energy, -bandwidth, or -duration. In analogy with Fig. 10(a) , an additional set of SER results is provided in Fig. 12 for the various schemes considered, where the source symbols obey a zeta distribution having the parameter p 1 = 0.9, where the complexity is potentially unlimited. It can be seen that the proposed IrUEC-IrURC scheme also outperforms all other benchmarkers in this situation, offering a 1 dB gain compared to the EG-IrCC(nonsys)-IrURC scheme, which is the best-performing one of the set of SSCC benchmarkers.
Note that the performance gain of the proposed IrUECIrURC scheme is obtained by elaborately designing the IrUEC EXIT function, in order to create a narrow but marginally open EXIT chart tunnel at a low E b /N 0 value that is close to the area bound and capacity bound, as discussed in Section IV-B. Since the benchmarker schemes suffer from capacity loss which separates their tunnel, area and capacity bounds, the performance gain of the proposed IrUEC-IrURC scheme depicted in Fig. 10 and 12 may be expected in the general case, regardless of the specific source probability distribution and the parametrization of the scheme. As an additional benefit of the proposed IrUECIrURC scheme, a single bit error within a particular codeword can only result in splitting it into two codewords, or into merging it with the next codeword, since every unary codeword contains only a single 0. Fortunately, the decoding of the other unary codewords will be unaffected. Owing to this, a single bit error in the IrUEC-IrURC scheme can only cause a Levenshtein distance [33] of 2, hence preventing error propagation. By contrast, in the EG-based benchmarkers, a single bit error can cause error propagation, resulting in a Levenshtein distance that is bounded only by the length of the message.
VI. CONCLUSIONS
In this paper, we have proposed a novel near-capacity JSCC scheme, which we refer to as the IrUEC code. Like the regular UEC code of [10] , this employs a unary code, but replaces the UEC's trellis code with a novel IrTrellis code. Unlike a conventional irregular code, the IrTrellis code operates on the basis of a single amalgamated irregular trellis, rather than a number of separate trellises. Our results demonstrated that this single amalgamated trellis offers gains of up to 0.2 dB over the use of separate trellises, without imposing any increase in transmission energy, bandwidth, latency or decoding complexity. By characterizing the free distance property of the UEC trellis, we have selected a suite of UEC codes having a wide variety of EXIT chart shapes for the component codes of our IrUEC code. We concatenated the proposed IrUEC code with an IrURC code in Fig. 1 and introduced a new double-sided EXIT chart matching algorithm. On the one hand, the component UEC codes having a wide variety of EXIT chart shapes provide a great design freedom of the IrUEC EXIT chart. On the other hand, the novel double-sided EXIT chart matching algorithm utilize this design freedom sufficiently, in order to parametrize the IrUECIrURC scheme for creating a narrow but marginally open EXIT chart tunnel at a low E b /N 0 value that is close the area bound and the capacity bound. As a result, near-capacity operation is facilitated at E b /N 0 values that are within 0.4 dB of the DCMC capacity bound, when achieving an effective throughput of η = 0.508 bit/s/Hz and employing (QPSK) for transmission over an uncorrelated narrowband Rayleigh fading channel. This corresponds to a gain of 0.8 dB compared to the best of several SSCC benchmarkers, which is achieved without any increase in transmission energy, bandwidth, transmit duration or decoding complexity. 
